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Abstract—In this paper, a detailed step-by-step modelling
approach is proposed for Silicon Carbide (SiC) MOSFET half-
bridge power modules. The drain-to-source current, anti-parallel
diode and parasitic capacitors are accurately modelled consider-
ing temperature dependency. A step-by-step parameter extraction
method based on datasheet is introduced. A SPICE model is built
based on the proposed modelling approach for a commercial
power module. The model is verified by comparing experiment
and PSpice simulation results of the same double pulse tester
(DPT), which proves the effectiveness of the modelling approach
for analysing switching losses and converter design. The proposed
modelling approach can help the converter designers quickly and
accurately develop their own models for SiC MOSFET power
modules.
I. INTRODUCTION
Silicon Carbide (SiC) MOSFETs have been becoming very
attractive for high efficiency and high power density applica-
tions due to their superior properties. Comparing to Si IGBTs,
SiC MOSFETs have the advantages such as low on-resistance,
fast switching speed, low switching losses and high junction
temperature capability [1]. However, high switching speed of
SiC devices brings to more serious electromagnetic interface
(EMI) issues due to the higher dv/dt and di/dt during the
switching transients [2]. Moreover, the efficiency and power
density of the converters highly depend on the switching losses
during the switching transients. Experimental approaches can
be used to mitigate EMI issues and optimize the efficiency and
power density by multiple rounds of prototype testing, which
are both time and money consuming. An alternative approach
is the simulation-based design of power electronic converters.
To accurately simulate the EMI and switching losses, an
accurate transient model of SiC MOSFETs is required to
predict the waveforms of the switching transients [3].
Although many manufacturers have provided simulation
models for their discrete SiC MOSFETs, there are very few
commercial models for SiC MOSFET power modules. The
converter designers often need to build the model for the power
modules by themselves. However, most converter designers are
not expert in semiconductors. A simple and detailed modelling
approach that can be used for various SiC MOSFET power
modules is required to help these designers.
There have been various models presented in the literature
[4]. An accurate SiC MOSFET model is built in [2] by measur-
ing the IDS-VDS characteristics of the high-voltage and high-
current region and the on-state capacitance characteristics.
However, additional measurement equipment and test circuits
are required for this model, which might not be available
for converter designers. From this perspective, a datasheet-
based modelling approach without additional experimental
measurements is preferred because it can be adopted by all
designers. A datasheet-based SiC MOSFET model is proposed
in [5] with wide temperature range. Another accurate subcir-
cuit model of SiC half-bridge modules is proposed in [3] for
switching-loss optimization based on datasheet. However, both
models used segmented capacitance models which might bring
convergence problem [6]. To solve the convergence problem,
a non-segmented model is proposed in [7].
SiC MOSFET models usually contain complicated nonlin-
ear equations and multiple parameters to accurately model
the current and capacitance characteristics. Although the same
model can be used for different power modules, the parameters
in the model are distinct. Therefore, the model parameters
should be extracted based on the datasheet of specific power
modules. Although there are various models in the literature,
the parameter extraction procedure of these models are either
too complicated or not well-established, which hinders the
application of the models for converter designers. Therefore,
a step-by-step parameter extraction procedure is required.
In this paper, a step-by-step modelling approach for SiC
MOSFET half-bridge power modules is proposed considering
temperature characteristics. The drain-to-source current, anti-
parallel diode and parasitic capacitors are accurately mod-
elled based on datasheet. The temperature dependency is
considered. A step-by-step parameter extraction approach of
each component is clearly introduced. A SPICE model for
a commercial power module is built based on the proposed
modelling approach. The established model is verified by
comparing experiment and PSpice simulation results of the
same double pulse tester (DPT). This modelling approach can
be easily applied to model other SiC MOSFET power modules
so that it can help converter designers develop their own model
quickly and accurately.
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Figure 1. A 1200-V 120-A SiC MOSFET Half-Bridge Power Module
CAS120M12BM2: (a) Package, (b) Schematic,
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Figure 2. Subcircuit model of a pair of SiC MOSFET and anti-parallel diode
in the power module.
II. MODEL DESCRIPTION
A 1200V 120A SiC half-bridge module CAS120M12BM2
[8] from Wolfspeed is used to explain the proposed modelling
approach. The same approach can be used for other SiC
MOSFETs. The power module is shown in Fig 1a. As shown
in Fig. 1b, the half-bridge module is packaged with two pairs
of SiC MOSFETs and anti-parallel SiC Schottky diodes. Fig.
2 shows the subcircuit model of a pair of SiC MOSFET
and anti-parallel diode in the module. The model consists of
three major parts: drain-to-source current IDS model, diode
model and capacitance models. These three parts are modelled
respectively.
A. IDS model
In Fig. 2, a voltage-controlled current source IDS and a
series resistor RD1 are used to model the drain-to-source
current of the SiC MOSFET. The model is based on the
standard MOSFET level 1 SPICE model [9]:
if VDS < 0 or VGS < VGS(th),
IDS = 0 (1)
if 0 < VDS < VGS − VGS(th),
IDS = Kp
(
VGS − VGS(th) − Vch
2
)
Vch (1 + λVch) (2)
if VDS > VGS − VGS(th),
IDS = Kp
(
VGS − VGS(th)
)2
2
(1 + λVch) (3)
Kp = Kp1 +Kp2 (VGS − 10) (4)
Vch = VDS −RD1IDS (5)
where VGS and VDS are the gate-to-source and the drain-
to-source voltages respectively; Vch is the channel voltage
applied to the voltage-controlled current source IDS ; VGS(th)
is the gate threshold voltage; λ is the coefficient of short-
channel effect; Kp is the transconductance coefficient, which
is modelled as a linear function of VGS with two parameters
Kp1 and Kp2 in (4). In the IDS model, Kp1, Kp2, VGS(th),
RD1 and λ are the parameters that need to be extracted ac-
cording to datasheet. Furthermore, to consider the temperature
characteristics, Kp1, Kp2, VGS(th) and RD1 are modelled as
linear or quadratic functions of temperature: Kp1(T ), Kp2(T ),
VGS(th)(T ) and RD1(T), based on the curve fitting results. The
detailed modelling approach will be described in Section III.
B. Diode model
In Fig. 2, a voltage-controlled current source ID and a series
resistor RD2 are used to model the current behavior of the anti-
parallel diode. The model can be described in the following
equations:
ID = IS
(
exp
(
qVD
kT
)
− 1
)
(6)
VD = VSD −RD2ID (7)
where VSD is the source-to-drain voltage; VD is the diode
voltage applied to the voltage-controlled current source ID;
IS is the reverse saturation current; q = 1.602 × 10−19 C
is the electronic charge; k = 1.3806488 × 10−23 J/K is the
Boltzmann’s constant; T is the Kelvin temperature.
C. Capacitance models
In Fig. 2, three capacitors, CGS , CGD and CDS , are used
to model the parasitic capacitors of the SiC MOSFET. CGS is
modelled as a constant capacitor. CDS and CGD are modelled
as nonlinear capacitors as shown in (8) [3] and (9) [10].
CDS = CDS0
(
Vbi
VDS + Vbi
)MCDS
(8)
CGD =
CGD0(
1 + VDG
(
1 + k1
1+tanh(k2(VDG−VT ))
2
))MCGD
(9)
where VDG is the drain-to-gate voltage; CDS0, Vbi, MCDS
are the parameters for CDS ; CGD0,MCGD, k1, k2 and VT are
the parameters for CGD.
(a) IDS–VDS output characteristics at 25 °C.
(b) IDS–VGS transfer characteristics.
Figure 3. IDS characteristics of CAS120M12BM2 in the datasheet.
III. STEP-BY-STEP MODELLING APPROACH
A. Modelling approach of IDS at 25 °C
Firstly, the modelling approach of IDS at 25 °C is described.
The same modelling approach can be used for IDS model
at different temperatures. The parameters Kp1, Kp2, VGS(th),
RD1 and λ need to be extracted based on the IDS–VGS
transfer characteristics and IDS–VDS output characteristics at
25 °C from the datasheet as shown in Fig. 3. The software
GetData Graph Digitizer is used to convert the graphs of IDS
characteristics in the datasheet into digital data. MATLAB
curve fitting toolbox is used to do the curve fitting to extract
parameters.
1) Coefficient of short-channel effect λ: Due to the short-
channel effect, the channel length modulation occurs in SiC
MOSFETs, which makes the positive current slope in the sat-
uration region [11]. The short channel effect can be observed
in Fig. 3a in the saturation region when VGS = 10 V. In the
saturation region, Vch is the dominant factor of VDS due to
the high channel resistance when the channel is pinched off.
The voltage drop on RD1 can be ignored. It can be assumed
Table I
EXTRACTED Kp WITH DIFFERENT VGS .
VGS 10 V 12 V
Kp 4.886 5.450
that Vch ≈ VDS . Therefore, Vch in (3) can be replaced with
VDS . (3) can be simplified as:
IDS = A(1 + λVDS) (10)
where A = Kp
(VGS−VGS(th))2
2 is a constant value when
VGS = 10 V. λ can be extracted by curve fitting to fit (10) to
the saturation region of IDS–VDS curve when VGS = 10 V in
Fig. 3a.
2) Gate threshold voltage VGS(th): The gate threshold volt-
age is defined as the gate-to-source voltage when the MOSFET
starts to conduct a certain small amount of current. However,
different MOSFETs and manufacturers might have different
criteria of this current magnitude from 1 mA up to 50 mA.
Therefore, it is better to extract the VGS(th) for the model
although it is already provided in the datasheet [3]. In the
datasheet, the transfer characteristics, i.e. the IDS–VGS curve,
are usually measured with a high drain-to-source voltage
bias so that IDS is saturated. For example, in the datasheet
of CAS120M12BM2, VDS = 20 V is used to measure the
transfer characteristics as shown in Fig. 3b. In the saturation
region, Vch ≈ VDS can be assumed since Vch is the dominant
factor of VDS . Therefore, Vch in (3) can be replaced with
VDS = 20 V. (3) can be simplified as:
IDS = B
(
VGS − VGS(th)
)2
2
(11)
where B = Kp(1 + λVDS) is a constant value when VDS =
20 V. VGS(th) can be extracted by curve fitting to fit (3) to the
IDS–VGS curve in Fig. 3b.
3) Transconductance coefficient Kp: Two sets of IDS–VDS
curves are required since the transconductance coefficient is
modelled with two parameters Kp1 and Kp2 in (4). The
IDS–VDS curves when VGS = 10 V and 12 V are chosen due
to the high channel resistance at low gate-to-source voltage.
Therefore, the voltage drop on RD1 can be ignored and
Vch ≈ VDS can be assumed. In this case, Vch in (2) can be
replaced with VDS . (2) can be rewritten as:
IDS = Kp
(
VGS − VGS(th) − VDS
2
)
VDS (1 + λVDS)
(12)
Kp can be extracted by curve fitting to fit (12) to the linear
region of IDS–VDS curves when VGS = 10 V and 12 V in Fig.
3a respectively. Two different values of Kp can be extracted
with VGS = 10 V and 12 V respectively as shown in Table I.
Afterwards, (4) can be used to fit Table I to extract Kp1 and
Kp2.
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Figure 4. Modelling approach of IDS at 25 °C.
Table II
PARAMETERS OF IDS AT 25 °C.
KP1 KP2 VGS(th) (V) RD1(mΩ) λ
4.886 0.2818 3.992 6.001 0.043
4) Series resistance RD1: In the model shown in Fig. 2, the
on-state resistance RDS(on) consists of the channel resistance
Rch of the current source IDS and the series resistance
RD1. RDS(on) is provided in the datasheet at specific con-
ditions. For example, in the datasheet of CAS120M12BM2,
RDS(on) = 13 mΩ when VGS = 20 V and IDS = 120 A.
The channel voltage Vch can be calculated under the same
VGS and IDS condition according to (2). Rch and RD1 can
be then calculated as:
Rch =
Vch
IDS
(13)
RD1 = RDS(on) −Rch (14)
5) RMS error check: After all the parameters are extracted,
the accuracy of the model is checked by comparing the
simulated IDS−VDS characteristics with the characteristics in
the datasheet. The root mean square (RMS) error is calculated
using the following equation [2]:
Curve fitting of model parameters
     as functions of temperature
Figure 5. Modelling approach of IDS with temperature dependency.
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Figure 6. Temperature dependency of model parameters.
RMS =
√∑N
i=1 | mi − si |2
N
× 100% (15)
where N, mi and si denote the number of data, measured and
simulated values of IDS . If the calculated RMS error exceeds
5%, the parameter extraction procedure will be done again
until the RMS error is lower than 5%.
The step-by-step modelling approach of IDS is summarized
in Fig. 4. The extracted parameters are shown in Table II.
B. Modelling approach of IDS with temperature dependency
In the datasheet of CAS120M12BM2, the IDS charac-
teristics at −40 °C, 25 °C and 150 °C are provided, which
can be used to model the temperature dependency. The
parameters Kp1, Kp2, VGS(th) and RD1 are modelled as
linear or quadratic functions of temperature: Kp1(T ), Kp2(T ),
VGS(th)(T ) and RD1(T ). Firstly, the parameters are extracted
following the same approach in Fig. 4 at different tempera-
tures. Secondly, the linear or quadratic functions are used to
fit the values of each parameter at different temperatures. The
modelling approach is summarized in Fig. 5. The temperature
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Figure 7. IDS–VDS characteristics at different temperatures comparing to
datasheet.
dependency of the parameters are shown in Fig. 6. The
equations to describe the temperature dependency are:
VGS(th) = −0.006T + 4.1416
KP1 = 0.0237T + 4.2227
KP2 = −0.0039T + 0.3816
RD1 = 0.0002T
2 + 0.0214T + 5.3409
(16)
The comparison between the IDS model with the datasheet
is shown in Fig. 7. It can be seen that the simulated IDS
characteristics match the datasheet very well, which can verify
the effectiveness of the proposed modelling approach.
Table III
PARAMETERS OF DIODE MODEL.
IS (A) RD2(mΩ)
1.925e-14 4.66
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Figure 8. Modelling approach of diode.
C. Modelling approach of diode
The diode model described in (6) and (7) contains two
parameters that need to be extracted: RD2 and IS . The
parameters are extracted according to diode characteristics in
the datasheet.
1) Series resistance RD2: According to (6), the differential
resistance of the voltage-dependent current source ID can be
calculated as:
RD =
dVD
dID
=
kT
q
· 1
ID + IS
(17)
According to (17), RD << RD2 can be assumed when
IDS is larger than 100 A. Therefore, the slope of the diode
characteristics in the high current linear region can be used to
extract the series resistance RD2.
2) Reverse saturation current IS: After RD2 is extracted,
the ID–VD characteristics can be obtained from the ID–VSD
diode characteristics according to (7). IS can be then extracted
by fitting (6) to the ID–VD characteristics.
The extracted parameters of the diode are listed in Table III.
The step-by-step modelling approach is summarized in Fig. 8.
In Fig. 9, the diode model matches the diode characteristics
in the datasheet very well, which can verify the effectiveness
of the proposed modelling approach.
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Figure 10. Capacitance characteristics of CAS120M12BM2 in the datasheet.
D. Modelling approach of parasitic capacitors
In the datasheet, the input capacitance Ciss, output capaci-
tance Coss and reverse transfer capacitance Crss are given as
the capacitance characteristics as shown in Fig. 10. CGS , CGD
and CDS can be calculated by Ciss, Coss and Crss according
to (18): 
CGS = Ciss − Crss
CDS = Coss − Crss
CGD = Crss
(18)
1) CGS: A constant value is used to model CGS . It can be
easily extracted by subtracting Crss from Ciss according to
(18). CGS = 6319 pF can be obtained for CAS120M12BM2.
2) CDS: CDS is a nonlinear capacitor varying with drain-
to-source voltage VDS . The CDS–VDS curve can be derived
from the datasheet using (18). CDS0, Vbi, MCDS can be easily
extracted by curve fitting using (8) and the CDS–VDS curve.
3) CGD: CDS is a more complicated nonlinear capacitor
varying with drain-to-gate voltage VDG. The Crss–VDS curve
in the datasheet can be used to extract the parameters of CGD.
In Fig. 10, two significantly different slopes can be observed
in the Crss–VDS curve. VT can be firstly extracted as the
transition voltage of these two slopes. In (9), a hyperbolic
tangent function is used to model the transition of slopes in
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Figure 11. Modelling approach of parasitic capacitors.
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Figure 12. Capacitance characteristics comparing to datasheet.
Crss–VDS curve . When VDG < VT , (9) can be approximated
as:
CGD =
CGD0
(1 + VDG)
MCGD
(19)
CGD0 and MCGD can be extracted by curve fitting to fit (19)
to Crss–VDS curve when VDS < VT .
When VDG > VT , (9) can be approximated as
CGD =
CGD0
(1 + VDG (1 + k1))
MCGD
(20)
k1 can be extracted by curve fitting to fit (20) to Crss–VDS
curve when VDS > VT .
Table IV
PARAMETERS OF CAPACITANCE MODEL.
CGS (pF) CDS0(pF) Vbi (V) MCDS CGD0(pF) VT (V) k1 k2 MCGD
6319 15500 1.622 0.478 2646 13.52 40.51 0.3815 0.4295
(a) Experimental platform.
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Figure 13. Experimental platform and simulation circuit of DPT.
Finally, k2 and VT are adjusted to accurately fit the transi-
tion region of two different slopes of the Crss–VDS curve.
The step-by-step modelling approach of parasitic capacitors
is summarized in Fig. 11. The extracted parameters are listed
in Table IV. The comparison between the capacitance model
and the datasheet is shown in Fig. 12, which shows a good
agreement.
IV. MODEL VERIFICATION
A SPICE model is built for CAS120M12BM2B using the
subcircuit model and extracted parameters. Both experimen-
tal platform and simulation platform of double pulse tester
(DPT) are built to verify the proposed SPICE model. The
experimental platform of DPT is shown in Fig. 13a. A PCB
board with low parasitic inductance is designed as the main
circuit. A commercial gate driver CGD15HB62P1 for half-
bridge module from Wolfspeed is used [12]. The upper switch
is always off and the lower switch is controlled by the DPT
signal generated by the DSP control board. A 55.7µH with
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Figure 14. Comparison of turn-off waveforms by simulation and experiment
at 25 °C.
low equivalent parallel capacitance is designed as the load
inductor. The equivalent series resistance of the load inductor
is measured as 0.064 Ω. The voltage and current of the lower
switch is measured by high-bandwidth differential voltage
probes and high-bandwidth current probes.
The same simulation circuit of DPT is built in PSpice as
shown in Fig. 13b. The 5 nH DC-bus stray inductance is ob-
tained by simulating the S-parameter of the PCB board includ-
ing all the stray inductance of the DC capacitors in Keysight
Advanced Design System (ADS) [13]. The stray inductance
in the power module is 15 nH according to the datasheet. Two
7.5 nH inductors are added to the drain terminals of upper and
lower SiC MOSFETs in the half-bridge module respectively
to represent this stray inductance. The gate loop resistance
is obtained by calculating the time constant of the measured
gate-to-source voltage. The DPT results in both simulation and
experiment are shown in Fig. 14 and Fig. 15. The simulation
of the turn-on and turn-off transients shows good agreement
with the experiment.
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Figure 15. Comparison of turn-on waveforms by simulation and experiment
at 25 °C.
V. CONCLUSIONS
In this paper, a step-by-step modelling approach for SiC
MOSFET half-bridge power modules has been presented. The
proposed modelling approach significantly reduces time and
efforts of converter designers to develop their own models
for switching-loss analysis and converter design. Subcircuits
and equations of SiC modules were firstly introduced to
model the drain-to-source current, antiparallel diode, parasitic
capacitance and temperature dependency accurately. Then, a
step-by-step parameter extraction approach based on datasheet
was proposed, which can be easily used to model other
SiC MOSFET half-bridge power modules. As an example,
a SPICE model was built based on the proposed modelling
approach for a commercial power module. A good agreement
on switching on/off waveforms is achieved between simulation
and experiment results, which verifies the accuracy of the
proposed modelling approach.
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